IN THE CLAIMS

Each pending claim of the present application is set forth below with a parenthetical notation immediately following the claim number indicating the current claim status. The Examiner's entry of the claim amendments, as shown in marked-up form, under Section 1.121 is respectfully requested.

1. (CURRENTLY AMENDED) A method for fabricating a semiconductor device region comprising:

forming a doped semiconductor region on a semiconductor layer;

forming a first material line proximate the doped semiconductor region on the top surface of the semiconductor layer;

performing a first tilted ion implantation through the first material line, wherein the ion beam intersects the first material line at an angle with respect to the top surface of the semiconductor layer such that <u>an the</u> ion beam passes through the first material line prior to striking the doped semiconductor region, and wherein <u>an the</u> implanted ion dosage reaching the doped semiconductor region to increase the dopant concentration thereof is dependent on the <u>ion transmission properties of the</u> material line width.

- 2. (ORIGINAL) The method of claim 1 wherein the step of forming the material line comprises forming a first layer over the semiconductor layer, patterning the first layer to identify the location of the material line, and removing the material of the first layer except for the material line.
- 3. (ORIGINAL) The method of claim 1 wherein the material of the first material line is selected from among silicon nitride, silicon dioxide, photo resist and polycrystalline silicon.
- 4. (ORIGINAL) The method of claim 1 wherein the tilt angle is in the range of about 1 to 89 degrees.
- 5. (ORIGINAL) The method of claim 1 wherein the width of the material line is selected to control the ion implantation dosage reaching the doped semiconductor region.

- 6. (ORIGINAL) The method of claim 1 wherein the height of the material line is selected to control the ion implantation dosage reaching the doped semiconductor region.
 - 7. (ORIGINAL) The method of claim 1 further comprising:

forming a second material line proximate the doped semiconductor region on the opposing side of the doped semiconductor region from the first material line;

performing a second tilted ion implantation through the second material line, wherein the ion beam intersects the second material line at an angle with respect to the top surface of the semiconductor layer such that the ion beam passes through the second material line prior to striking the doped semiconductor region.

- 8. (CURRENTLY AMENDED) The method of claim 7 wherein after the first and the second tilted ion implantations <u>a_the</u> lateral dopant concentration in the doped semiconductor region is substantially uniform.
- 9. (ORIGINAL) The method of claim 1 wherein the dopant concentration is laterally non-uniform.
- 10. (CURRENTLY AMENDED) A method of doping a semiconductor device region comprising:

forming a plurality of doped semiconductor regions on a semiconductor layer by <u>at</u> <u>least</u> one or more dopant introduction <u>steps</u> <u>step</u>, wherein at least one doped semiconductor region is associated with one of a plurality of semiconductor devices;

forming a material line proximate at least one of the plurality of semiconductor regions; and

performing an ion implantation wherein <u>an the</u> ion beam intersects the material line at an angle with respect to the top surface of the semiconductor layer such that the ion beam passes through the material line prior to striking the proximate semiconductor region, and wherein the implanted ions further increase the doping concentration of the doped semiconductor region, as determined by the <u>ion transmissive properties width</u> of the material line.

11. (ORIGINAL) The method of claim 10 wherein the doped semiconductor region is a semiconductor well.

- 12. (ORIGINAL) The method of claim 10 wherein the material of the material line is selected from among silicon nitride, silicon dioxide, photo resist and polycrystalline silicon.
 - 13. (ORIGINAL) The method of claim 10 further comprising:

forming an opposing material line proximate and on the opposing side of the doped semiconductor region from the material line; and

performing a second tilted ion implantation through the opposing material line, wherein the ion beam intersects the opposing material line at an angle with respect to the top surface of the semiconductor layer such that the ion beam passes through the opposing material line prior to striking the doped semiconductor region.

- 14. (ORIGINAL) The method of claim 10 wherein a plurality of material lines are formed, wherein the width and the height of each material line is selected to achieve the desired doping concentration in the doped semiconductor region.
- 15. (CURRENTLY AMENDED) A method for fabricating a plurality of field effect transistors, comprising:

forming a plurality of doped semiconductor wells on a semiconductor substrate, wherein each doped semiconductor well is associated with a field-effect transistor;

forming a plurality of material lines each proximate a doped semiconductor well, wherein each one of the plurality of material lines has a predetermined width;

performing a tilted ion implantation through each one of the material lines such that the ion beam intersects each one of the plurality of the material lines at an acute angle with respect to the top surface of the semiconductor layer and strikes the proximate doped semiconductor well, and wherein the implanted ions further increase the doping concentration of the doped semiconductor well;

in each of the plurality of semiconductor wells, forming an oxide layer on a region of the semiconductor layer, wherein the region below the oxide layer defines a channel region;

forming a gate region over the oxide layer in each one of the plurality of semiconductor wells; and

forming a source region and a drain region in each one of the plurality of doped semiconductor wells with the channel region therebetween;

wherein the combination of a source region, a drain region and a gate associated with each one of the plurality of doped semiconductor wells forms a field-effect transistor, and wherein <u>a the</u> dopant density of the channel region is dependent on the transmission of ions through the material line, and wherein <u>a the</u> threshold voltage of each field-effect transistor of the plurality of field-effect transistors is dependent on the dopant density.

- 16. (ORIGINAL) The method of claim 15 wherein after the step of forming the doped semiconductor wells, the doped semiconductor wells have a minimal dopant density.
- 17. (ORIGINAL) The method of claim 15 wherein the transmissive properties of each material line are a function of the material line width.
- 18. (ORIGINAL) The method of claim 15 wherein the material line comprises silicon nitride, silicon dioxide, photo resist or polycrystalline silicon.
 - 19. (ORIGINAL) The method of claim 15 further comprising:

forming an opposing material line proximate and on the opposing side of the doped semiconductor well from the material line; and

performing a second tilted ion implantation through the opposing material line, wherein the ion beam intersects the opposing material line at an angle with respect to the top surface of the semiconductor layer such that the ion beam passes through the opposing material line prior to striking the doped semiconductor well.

- 20. (ORIGINAL) The method of claim 15 wherein the width and the height of each one of the plurality of material lines is selected to achieve the desired threshold voltage for the associated field-effect transistor.
 - 21. 30. (CANCELLED)